基于CORDIC算法的PLL在FPGA中的实现

doi:10.3969/j.issn.1000-1158.2012.03.15

摘要
图/表
参考文献(13)
相关文章 (15)

全文: PDF (2194 KB) HTML (1 KB)
输出: BibTeX | EndNote (RIS)

摘要根据硅微陀螺仪驱动模态的特点,利用数字锁相环基本原理,对数字锁相环的压控振荡器和环路滤波器进行了研究与设计。针对环路滤波参数对数字环路锁相速度和稳频精度的影响存在矛盾的特点,提出了一种改变参数的解决方法,并在Simulink和DSPbuilder中对基于CORDIC算法的环路及改变参数的方法进行了详细的仿真验证。最后完成了以EP3C16型号FPGA为核心器件的数字信号处理电路设计与调试,并对设计的环路进行了性能测试,结果表明设计的数字环路可以满足硅微陀螺仪驱动模态的稳频需求。

	服务

	把本文推荐给朋友
	加入我的书架
	加入引用管理器
	E-mail Alert
	RSS
	作者相关文章
	王玉良

关键词 ：计量学, 数字锁相环, CORDIC算法, 现场可编程门阵列

Abstract：According to the principle of digital phase locked loop (DPLL) based on CORDIC algorithm,the numerically controlled oscillator and loop filter of DPLL are thoroughly researched and designed for the Silicon Micro-machined Gyroscope (SMG) drive mode.On account of the feature that the loop filter parameters of the DPLL have a contradictory impact on the speed and frequency accuracy of the DPLL,a solution is proposed to resolve that conflict,which can change loop filter parameters in the different work period of the DPLL.Detailed simulations of the solution and DPLL based on CORDIC algorithm are done in Simulink and DSPbuilder.Then the hardware of the digital signal processing circuit with the core of FPGA (EP3C16) is designed and debugged.Finally,performance tests of the loop designed are carried out,the results prove that the loop designed could have satisfied the frequency stability need of the SMG drive mode.

Key words： Metrology Digital phase locked loop Coordination rotation digital computer algorithm Field programmable gate array

PACS:

TB973

作者简介: 王玉良(1980-),男,河北沧州市人,中国科学院声学研究所博士,主要研究方向为数字信号处理。wang_career@163.com

引用本文:

王玉良. 基于CORDIC算法的PLL在FPGA中的实现[J]. 计量学报, 2012, 33(3): 259-265.
WANG Yu-liang. FPGA Implementation of PLL Based on CORDIC Algorithm. Acta Metrologica Sinica, 2012, 33(3): 259-265.

链接本文:

http://jlxb.china-csm.org:81/Jwk_jlxb/CN/10.3969/j.issn.1000-1158.2012.03.15 或 http://jlxb.china-csm.org:81/Jwk_jlxb/CN/Y2012/V33/I3/259