Abstract：To reach the synchronization in multi-channels, a hardware scheme, which exploits a self-defined synchronized interface for routing the reference clock and control signals combined with external, is presented. Also, the method of clock phase alignment is described. The experiments show that synchronized precision of 100 ps can be obtained, that is top level of current multi-channels data acquisition system.
［1］Burns M, Roberts G W. An Introduction to Mixed-Signal IC Test and Measurement［M］.New York:Oxford University Press, 2001, 5-11.
［2］Duraiappah L. National Instruments Synchronization and Memory Core – A Modern Architecture for Mixed Signal Test White Paper［R］.National Instruments, Austin TX, 2003, 12-18.
［3］Harris D. Statistical clock skew modeling with data delay variations ［J］. IEEE Transaction on Very Large Scale Integration Systems, 2001, 9（6）: 888-898.
［4］Chan S, Restle P J, Shepdard K L, et al. A 4.6 GHz resonant global clock distribution network［A］. Digest of Technical Papers［C］. IEEE International Solid-State Circuits Conference, 2004: 342-343.
［5］李蔚.同步及存储核心—混合信号测试新结构［J］.电子技术, 2004, (1): 61-63.
［6］Duraiappah L, Bartz C. National Instruments T-Clock Technology for Timing and Synchronization of Modular Instruments［R］. NI Instruments, 2003.
［7］Watanabe T,Yamauchi S. An all-digital PLL for frequency multiplication by 4 to1022 with seven-cycle lock time［J］. IEEE Journal of Solid-State Circuits, 2003: 38（2）: 198-204.
2010, Vol. 31 
