对理想多DDS伪插值信号的原理与频谱分布进行分析,建立了相位截断情况下的多DDS伪插值系统模型,在此模型基础上对相位截断杂散频谱进行分析与计算,给出相位截断频谱杂散的分布规律和幅度大小,得出关于杂散谱线数量、分布规律及频率控制字选择依据的一些结论,并利用计算机仿真与硬件实验对不同参数时的相位截断频谱杂散进行验证。这些分析可用于伪插值DDS信号源或时钟发生器设计中的杂散评估与方案选择及指标分配提供理论依据。
Abstract
The principle of pseudo interleaving of multiple DDSs and spectrum expressions with ideal parameters are analyzed.The model of pseudo interleaving of multiple DDSs with phase truncation is established.Based on the model,the distribution and amplitude of spur caused by phase truncation are discussed and analyzed.Then some important conclusions are drawn and proved by simulation,which can provide theoretical supports for spurious performance evaluation and parameter selection in design signal source or clock generator based on pseudo interleaving technique.
关键词
计量学 /
相位截断 /
伪插值 /
杂散 /
直接数字合成
Key words
Metrology /
Phase truncation /
Pseudo interleave /
Spur /
Direct digital synthesis
{{custom_sec.title}}
{{custom_sec.title}}
{{custom_sec.content}}
参考文献
［1］Okawara H.Analysis of Pseudo-Interleaving AWG［C］// IEEE International Test Conference, Austin, 2005.
［2］田书林,周鹏,刘科.基于分相存储和多DAC伪插值的高速波形合成方法［J］.电子测量与仪器学报,2009,23(4):38-42.
［3］Nicholas H T,Samueli H.An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase-accumulator truncation［C］//41st Annual Control Symposium on Frequency Control,Philadelphia,1987.
［4］张玉兴,彭清泉.相位舍位对DDS 谱分布的影响［J］.电子科技大学学报,1997, 28(4): 137-142.
［5］赵正敏.相位截尾对DDS 输出谱影响的分析与计算［J］.东南大学学报,2000,30(1):141-145.
［6］刘科,田书林,肖寅东.基于伪插值的信号源幅频特性补偿方法研究［J］.电子测量与仪器学报, 2009, 23(7):12-16.
［7］Angrisani L,D′Arco M.Modeling timing jitter effects in digital-to-analog converters［J］.Instrumentation and Measuremen,2009,58（2）:330-336.
［8］吴加政,苏新彦.远场涡流无损检测系统的DDS信号发生器设计［J］.计量学报,2010,31(5):408-411.
基金
国家自然科学基金（60772145）;新世纪优秀人才支持计划（NCET-06-0808）;电子科技大学青年科技基金资助项目
PDF(1368 KB)
